summaryrefslogtreecommitdiff
path: root/disassembler/disassembler_x86.cc
AgeCommit message (Expand)Author
2019-04-25Patch supports Intel(R) AVX/AVX2 MOV Instructionjaishank
2018-03-12Disassemble saturation arithmetic x86/x86_64.Aart Bik
2017-08-11Bunch of SIMD for x86 and x86_64Aart Bik
2017-05-15Min/max SIMDization support.Aart Bik
2017-04-04SIMD pcmpgtb,w,d,q for x86/x86_64Aart Bik
2017-03-31SIMD pavgb,w for x86/x86_64Aart Bik
2017-03-22Properly disassemble cmpeq for x86/x86_64Aart Bik
2017-02-17x86/string compression: Use TESTB instead of TESTL in String.charAt().Vladimir Marko
2017-02-13Added a few integral SIMD extensions for x86/x86_64 (SSE).Aart Bik
2016-09-08ART: Detach libart-disassembler from libartAndreas Gampe
2016-08-19ART: Add thread offset printing hook to disassemblerAndreas Gampe
2016-08-02Merge "ART: Convert pointer size to enum"Treehugger Robot
2016-08-01ART: Convert pointer size to enumAndreas Gampe
2016-08-01Fixed bug in disassembly of roundss/roundsdAart Bik
2016-07-15Merge "ART: disassembler_x86 doesn't recognize NOPs"Treehugger Robot
2016-01-20Implemented BitCount as an intrinsic. With unit test.Aart Bik
2016-01-21ART: disassembler_x86 doesn't recognize NOPsSerdjuk, Nikolay Y
2015-09-15Add X86 bsf and rotate instructionsMark Mendell
2015-08-14Add 'bsr' instruction to x86 and x86_64Mark Mendell
2015-08-14Add rep movsw to x86 and x86_64 instructions.Mark Mendell
2015-07-30Added disassembler support for repe_cmpsw instruction in x86, x86_64agicsaki
2015-04-29Fix for incorrect encode and parse of PEXTRW instructionnikolay serdjuk
2015-04-07Fix for incorrect parse of PEXTRW instructionnikolay serdjuk
2015-04-01[optimizing] Implement x86/x86_64 math intrinsicsMark Mendell
2015-01-27ART: Fix x86 disassemblerAndreas Gampe
2014-12-16Fix crash in x86 disassembler.Nicolas Geoffray
2014-12-15ART: Do not inline elf writer debug symbolsAndreas Gampe
2014-12-15ART: Break up x86 disassembler main functionAndreas Gampe
2014-11-07Tidy x86 disassemblerIan Rogers
2014-10-24Tidy logging code not using UNIMPLEMENTED.Ian Rogers
2014-10-22C++11 related clean-up of DISALLOW_..Ian Rogers
2014-10-22Tidy up logging.Ian Rogers
2014-10-09Enable -Wimplicit-fallthrough.Ian Rogers
2014-09-29ART: Fix some -Wpedantic errorsAndreas Gampe
2014-09-16Avoid printing absolute addresses in oatdumpBrian Carlstrom
2014-09-03ART: Vectorization opcode implementation fixesLupusoru, Razvan A
2014-08-26ART: Add non-temporal store supportJean Christophe Beyler
2014-08-14Implement inlined shift long for 32bitYixin Shou
2014-07-30ART: Correct disassembling of 64bit immediates on x86_64Vladimir Kostyukov
2014-07-09ART: Correct disassembling of regs from opcodesVladimir Kostyukov
2014-07-08Merge "X86 Backend support for vectorized float and byte 16x16 operations"Ian Rogers
2014-07-08X86 Backend support for vectorized float and byte 16x16 operationsUdayan Banerji
2014-07-09x86_64: Clean-up after cmp-long fixSerguei Katkov
2014-07-07Merge "ART: Add HADDPS/HADDPD/SHUFPS/SHUFPD instruction generation"Ian Rogers
2014-07-03ART: FF-opcodes are target-specificVladimir Kostyukov
2014-07-02Load 64 bit constant into GPR by single instruction for 64bit modeYixin Shou
2014-07-01ART: FPU instructions support in disassemblerVladimir Kostyukov
2014-06-25ART: Add HADDPS/HADDPD/SHUFPS/SHUFPD instruction generationOlivier Come
2014-06-21X86 Dis: Add missing mov byte; Add size suffixesMark Mendell
2014-06-08Add Move with Sign Extend Double to disassemblerMark Mendell