blob: dd976b0e43a4e063b300e41189c5344abc7b0891 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
|
/*
* Copyright (C) 2019 The Android Open Source Project
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef _EXYNOSDEVICEINTERFACE_H
#define _EXYNOSDEVICEINTERFACE_H
#include "ExynosDisplayInterface.h"
#include "ExynosHWCHelper.h"
#include "drmeventlistener.h"
struct hwc_dpp_size_range {
uint32_t min;
uint32_t max;
uint32_t align;
};
struct hwc_dpp_restriction {
struct hwc_dpp_size_range src_f_w;
struct hwc_dpp_size_range src_f_h;
struct hwc_dpp_size_range src_w;
struct hwc_dpp_size_range src_h;
uint32_t src_x_align;
uint32_t src_y_align;
struct hwc_dpp_size_range dst_f_w;
struct hwc_dpp_size_range dst_f_h;
struct hwc_dpp_size_range dst_w;
struct hwc_dpp_size_range dst_h;
uint32_t dst_x_align;
uint32_t dst_y_align;
struct hwc_dpp_size_range blk_w;
struct hwc_dpp_size_range blk_h;
uint32_t blk_x_align;
uint32_t blk_y_align;
uint32_t src_h_rot_max;
std::vector<uint32_t> formats;
uint32_t scale_down;
uint32_t scale_up;
};
struct hwc_dpp_ch_restriction {
int id;
unsigned long attr;
struct hwc_dpp_restriction restriction;
};
struct hwc_dpp_restrictions_info {
uint32_t ver;
/* dpp_chs : Normal DPP DMA Channels for window composition */
std::vector<hwc_dpp_ch_restriction> dpp_chs;
/* spp_chs : Special DPP DMA Channels for SPP (Speicial Purpose Plane) */
std::vector<hwc_dpp_ch_restriction> spp_chs;
uint32_t ppc = 0;
uint32_t max_disp_freq = 0;
};
/* for restriction query */
typedef struct dpu_dpp_info {
struct hwc_dpp_restrictions_info dpuInfo;
bool overlap[16] = {false, };
} dpu_dpp_info_t;
class ExynosDevice;
class ExynosDeviceInterface {
protected:
ExynosDevice *mExynosDevice = NULL;
bool mUseQuery = false;
// Gathered DPU resctrictions
dpu_dpp_info_t mDPUInfo;
public:
virtual ~ExynosDeviceInterface(){};
virtual void init(ExynosDevice *exynosDevice) = 0;
virtual int32_t initDisplayInterface(
std::unique_ptr<ExynosDisplayInterface> __unused &dispInterface) {
return 0;
};
/* Fill mDPUInfo according to interface type */
virtual void updateRestrictions() = 0;
virtual bool getUseQuery() { return mUseQuery; };
virtual int32_t registerSysfsEventHandler(
std::shared_ptr<DrmSysfsEventHandler> __unused handler) {
return android::INVALID_OPERATION;
}
virtual int32_t unregisterSysfsEventHandler(int __unused sysfsFd) {
return android::INVALID_OPERATION;
}
uint32_t getNumDPPChs() { return mDPUInfo.dpuInfo.dpp_chs.size(); };
uint32_t getNumSPPChs() { return mDPUInfo.dpuInfo.spp_chs.size(); };
uint32_t getSPPChId(uint32_t index) { return mDPUInfo.dpuInfo.spp_chs.at(index).id; };
uint64_t getSPPChAttr(uint32_t index) { return mDPUInfo.dpuInfo.spp_chs.at(index).attr; };
ExynosDevice* getExynosDevice() {return mExynosDevice;};
protected:
/* Make dpu restrictions using mDPUInfo */
int32_t makeDPURestrictions();
/* Update feature table using mDPUInfo */
int32_t updateFeatureTable();
/* Print restriction */
void printDppRestriction(struct hwc_dpp_ch_restriction res);
public:
uint32_t mType = INTERFACE_TYPE_NONE;
};
#endif //_EXYNOSDEVICEINTERFACE_H
|
