summaryrefslogtreecommitdiff
path: root/compiler/optimizing/codegen_test_utils.h
AgeCommit message (Expand)Author
2021-02-03Use mmap for compiled code for gtest.Vladimir Marko
2020-07-29Revert^3 "VIXL simulator for ART (Stage1)"Ulya Trafimovich
2020-07-17Revert^2 "VIXL simulator for ART (Stage1)"Ulyana Trafimovich
2020-07-16Revert "VIXL simulator for ART (Stage1)"Ulyana Trafimovich
2020-07-16VIXL simulator for ART (Stage1)Xueliang Zhong
2020-05-15Revert^2 "Remove test_per_src from ART tests."David Srbecky
2020-05-08Revert "Remove test_per_src from ART tests."Christopher Ferris
2020-05-07Remove test_per_src from ART tests.David Srbecky
2020-02-13Remove MIPS support from Optimizing.Vladimir Marko
2019-10-14Revert "Make compiler/optimizing/ symbols hidden."Vladimir Marko
2019-10-14Make compiler/optimizing/ symbols hidden.Vladimir Marko
2019-03-29Modernise code to use override specifierYi Kong
2018-08-28Use 'final' and 'override' specifiers directly in ART.Roland Levillain
2018-08-20Fix longstanding bug around implicit NPEs and GC, version 2.Nicolas Geoffray
2018-06-25Move instruction_set_ to CompilerOptions.Vladimir Marko
2018-04-11Revert^2 "Compile link-time thunks in codegen."Vladimir Marko
2018-04-04Revert "Compile link-time thunks in codegen."Vladimir Marko
2018-04-04Compile link-time thunks in codegen.Vladimir Marko
2017-11-02ART: Make InstructionSet an enum class and add kLast.Vladimir Marko
2017-10-09Use ScopedArenaAllocator for register allocation.Vladimir Marko
2017-10-06ART: Use ScopedArenaAllocator for pass-local data.Vladimir Marko
2017-08-11Instrument ARM generated code to check the Marking Register.Roland Levillain
2017-08-10Instrument ARM64 generated code to check the Marking Register.Roland Levillain
2017-07-26ART: Move simulator to art/Andreas Gampe
2017-07-14Remove the old ARM code generator from ART's Optimizing compiler.Roland Levillain
2017-05-11Clean up some uses of "auto".Vladimir Marko
2017-03-27ART: Clean up field initializationAndreas Gampe
2017-01-25AArch64: Add HInstruction scheduling support.Alexandre Rames