summaryrefslogtreecommitdiff
path: root/compiler/optimizing/instruction_builder.cc
diff options
context:
space:
mode:
authorAndra Danciu <andradanciu@google.com>2020-09-18 09:21:26 +0000
committerOrion Hodson <oth@google.com>2020-09-22 07:45:57 +0000
commit6edcc087ac793ab5d22846854c84df5320b6d75f (patch)
tree0dff891ce09455c09e2113306999d59001912e6c /compiler/optimizing/instruction_builder.cc
parent71b26b2b5d3a963002d697c0a72c8fc4fe1c1db2 (diff)
X86: Implement VarHandle.getAndBitwise<Operation> intrinsics
This commit implements VarHandle getAndBitwiseAnd, getAndBitwiseOr and getAndBitwiseXor. Acquire and Release variants are also added, as they are very similar. Test: art/test.py --host -r -t 712-varhandle-invocation --32 Bug: 65872996 Change-Id: I3d9171f499f36e083cca5412746152944f60d773
Diffstat (limited to 'compiler/optimizing/instruction_builder.cc')
0 files changed, 0 insertions, 0 deletions