diff options
author | Calin Juravle <calin@google.com> | 2014-11-06 17:09:03 +0000 |
---|---|---|
committer | Calin Juravle <calin@google.com> | 2014-11-06 17:21:16 +0000 |
commit | 865fc88fdfd006ce0362c2c0d55c66a7bffdab61 (patch) | |
tree | 35670296d924c9619a18a4149134e069de6ae48d /compiler/optimizing/codegen_test.cc | |
parent | d375fabd9e8cbb805fd12a33d94aa0729432ff3a (diff) |
[optimizing compiler] Add DIV_INT_2ADDR
Change-Id: I38fc7e216f820d8ccc8bbf8b8e7a67b75fb9de87
Diffstat (limited to 'compiler/optimizing/codegen_test.cc')
-rw-r--r-- | compiler/optimizing/codegen_test.cc | 14 |
1 files changed, 14 insertions, 0 deletions
diff --git a/compiler/optimizing/codegen_test.cc b/compiler/optimizing/codegen_test.cc index 6d4514f0ea..be3f5f3d05 100644 --- a/compiler/optimizing/codegen_test.cc +++ b/compiler/optimizing/codegen_test.cc @@ -552,4 +552,18 @@ TEST(CodegenTest, ReturnDivIntLit8) { TestCode(data, true, 1); } +#if defined(__aarch64__) +TEST(CodegenTest, DISABLED_ReturnDivInt2Addr) { +#else +TEST(CodegenTest, ReturnDivInt2Addr) { +#endif + const uint16_t data[] = TWO_REGISTERS_CODE_ITEM( + Instruction::CONST_4 | 4 << 12 | 0, + Instruction::CONST_4 | 2 << 12 | 1 << 8, + Instruction::DIV_INT_2ADDR | 1 << 12, + Instruction::RETURN); + + TestCode(data, true, 2); +} + } // namespace art |