summaryrefslogtreecommitdiff
path: root/test/ProfileTestMultiDex/Main.java
diff options
context:
space:
mode:
authorEvgeny Astigeevich <evgeny.astigeevich@linaro.org>2020-06-17 15:37:02 +0100
committerVladimir Marko <vmarko@google.com>2020-06-19 11:32:38 +0000
commit3d190c0f01071c5c402a96ac77ef07d20291405a (patch)
treec99b356725b7474448ae2c14d7bbe0e491c0cd15 /test/ProfileTestMultiDex/Main.java
parent86c8752f64629325026945cd4eabd1dcea224acb (diff)
ART: Transform Sub+Sub into Sub+Add to merge Shl
In the instruction sequence like the following: t1 = Shl(a, n) t2 = Sub(t1, *) r = Sub(*, t2) Shl cannot be merged with Sub. However it can be done when the first Sub operands are reordered and the second Sub is replaced with Add: t1 = Shl(a, n) t2 = Sub(*, t1) r = Add(*, t2) This CL implements this transformation in the ARM/ARM64 instruction simplifiers. Test: 411-checker-instruct-simplifier-hrem Test: test.py --host --optimizing --jit --gtest --interpreter Test: test.py --target --optimizing --jit --interpreter Test: run-gtests.sh Change-Id: I24fde29d307f3ad53a8df8bbafe945b4f733ce6c
Diffstat (limited to 'test/ProfileTestMultiDex/Main.java')
0 files changed, 0 insertions, 0 deletions